Science Explorer Interactive view Map

Low-power high-performance VLSI design

Low-power high-performance VLSI design is a research topic within Electrical and Electronic Engineering. Science Explorer counts 36k research works in it since 1950. 13.8% of them reached the world's top 10% most cited for their field and year.

This cluster of papers focuses on the design and optimization of low-power VLSI circuits, with an emphasis on techniques such as approximate computing, subthreshold operation, and leakage reduction. The papers also address challenges related to process variation, statistical timing analysis, and energy efficiency in CMOS technology at the nanometer scale.

  • Low-Power
  • VLSI Circuits
  • Approximate Computing
  • Subthreshold Operation
  • Leakage Reduction
  • Process Variation
  • Statistical Timing Analysis
  • Energy Efficiency
  • CMOS Technology
  • Nanometer Scale
Research works
36k
fractional, since 1950
In the world top 10%
4.9k
per year above
Top-10% rate
13.8%
share of its works in the world top 10%
Growth, 2013–17 → 2018–22
-14%
the tick is no change

Which countries lead Low-power high-performance VLSI design research?

By volume, India and China publish the most (1.2k and 701 works in 2022–2025).

By volume, 2022–2025

  1. 1 India 1.2k works
  2. 2 China 701 works
  3. 3 United States 532 works
  4. 4 South Korea 170 works
  5. 5 Germany 150 works
  6. 6 Japan 110 works
  7. 7 Italy 97 works
  8. 8 Iran 95 works
  9. 9 Taiwan 92 works
  10. 10 Brazil 74 works

How concentrated that is

The same countries as shares of everything the list above accounts for. A node where two countries do two thirds of the work and one spread evenly across twelve read alike as a ranking and not at all alike here.

India: 37.1%China: 21.8%United States: 16.6%South Korea: 5.3%6 others listed: 19.2%37%largest
India1,193 · 37.1%China701 · 21.8%United States532 · 16.6%South Korea170 · 5.3%6 others listed618 · 19.2%

Shares of the rows listed above, not of the whole node.

Which institutions lead Low-power high-performance VLSI design research?

By volume in 2022–2025, Amrita Vishwa Vidyapeetham publishes the most Low-power high-performance VLSI design research, followed by Southeast University and Delhi Technological University.

Who are the leading researchers in Low-power high-performance VLSI design?

The most-cited researchers publishing on Low-power high-performance VLSI design include Takashi Taniguchi and Luca Benini.

  1. 1 Takashi Taniguchi Japan 6.2k citations
  2. 2 Luca Benini Italy 4.6k citations

Ranked by citations received across their whole record, among researchers with at least three works on this topic.

Where is Low-power high-performance VLSI design research done?

The largest centres of Low-power high-performance VLSI design research in 2022–2025 are Beijing (China), Seoul (South Korea), Bengaluru (India) and Shanghai (China). Among places with at least 20 works in it, it is an unusually large share of all research in Santa Clara and Vijayawada.

Largest cities, 2022–2025

  1. 1 Beijing China 152 works
  2. 2 Seoul South Korea 101 works
  3. 3 Bengaluru India 94 works
  4. 4 Shanghai China 93 works
  5. 5 Chennai India 86 works
  6. 6 New Delhi India 84 works
  7. 7 Hyderabad India 79 works
  8. 8 Coimbatore India 74 works
  9. 9 Nanjing China 64 works
  10. 10 Xi'an China 46 works

Where it is the local speciality

  1. Santa ClaraUS · 36.7 works36×
  2. VijayawadaIN · 24.9 works14×
← less than its size predictsmore →

Location quotient: how much more of its research is in Low-power high-performance VLSI design than the world average.

See Low-power high-performance VLSI design on the map

Where is the best place to study Low-power high-performance VLSI design?

Among universities, judged by research, Amrita Vishwa Vidyapeetham, International Institute of Information Technology Bangalore and Chitkara University score highest, combining excellence, specialisation, size, growth and international reach. Research strength is one signal when choosing where to study; it does not measure teaching.

0%10%20%mean 9.35%fractional works in this node (log) →share in the world top 10% →Amrita Vishwa Vidyapeetham: 40, 11.0%International Institute of Information Technology Bangalore: 16, 18.2%Chitkara University: 20, 9.0%University of Bremen: 8, 15.9%Delhi Technological University: 31, 3.3%Indira Gandhi Delhi Technical University for Women: 9, 7.5%Korea Advanced Institute of Science and Technology: 18, 8.4%Koneru Lakshmaiah Education Foundation: 18, 4.9%SRM Institute of Science and Technology: 18, 13.1%Vellore Institute of Technology University: 30, 2.2%International Instit…University of BremenAmrita Vishwa Vidyap…Chitkara University
above the meannear itbelow it

One dot per university in the table below. The upper left is the interesting corner: small places doing unusually strong work.

#UniversityScoreTop 10%SpecialisationWorksGrowth
1 Amrita Vishwa VidyapeethamIndia 77.211.0%18.9×40 +206.8%
2 International Institute of Information Technology BangaloreIndia 76.218.2%54.8×16 +201.1%
3 Chitkara UniversityIndia 66.59.0%13.0×20 +213.9%
4 University of BremenGermany 53.515.9%8.7×8 +39.9%
5 Delhi Technological UniversityIndia 52.53.3%28.3×31 +48.3%
6 Indira Gandhi Delhi Technical University for WomenIndia 52.37.5%35.8×9 +1011.1%
7 Korea Advanced Institute of Science and TechnologySouth Korea 50.88.4%10.2×18 -48.3%
8 Koneru Lakshmaiah Education FoundationIndia 50.34.9%16.1×18
9 SRM Institute of Science and TechnologyIndia 49.913.1%5.5×18 +67.8%
10 Vellore Institute of Technology UniversityIndia 49.42.2%7.8×30 +106.7%

Universities only. Score blends excellence (30%), specialisation (25%), size (20%), growth (15%) and international reach (10%), 2015–2022; growth compares 2010–14 with 2015–19.

Is Low-power high-performance VLSI design research growing?

Output in 2018–2022 was 14% lower than in 2013–2017, peaking in 2002.

19801990200020102020
grewheldshrank

The same series as a ribbon — one cell per year, darker for more. The line above answers how much; this answers when.

Which topics inside it are moving

Growth and decline on one axis around a shared zero. Two lists side by side hide the thing that matters: whether the growth dwarfs the decline, or the other way round.